MSP430 examples

| June 10, 2018 Updated
MSP430 examples

MSP430x261x_1.c – Software Toggle P1.0

MSP430x261x_1_vlo.c – Software Toggle P1.0, MCLK = VLO/8

MSP430x261x_adc12_01.c – ADC12, Sample A0, Set P1.0 if A0 > 0.5*AVcc

MSP430x261x_adc12_02.c – ADC12, Using the Internal Reference

MSP430x261x_adc12_03.c – ADC12, Sample A10 Temp, Set P1.0 if Temp ++ ~2C

MSP430x261x_adc12_04.c – ADC12, Extend Sampling Period with SHT Bits

MSP430x261x_adc12_05.c – ADC12, Using an External Reference

MSP430x261x_adc12_06.c – ADC12, Repeated Sequence of Conversions

MSP430x261x_adc12_07.c – ADC12, Repeated Single Channel Conversions

MSP430x261x_adc12_08.c – ADC12, Using 10 External Channels for Conversion

MSP430x261x_adc12_09.c – ADC12, Sequence of Conversions (non-repeated)

MSP430x261x_adc12_10.c – ADC12, Sample A10 Temp and Convert to oC and oF

MSP430x261x_clks.c – Basic Clock, Output Buffered SMCLK, ACLK, and MCLK

MSP430x261x_compA_01.c – Comparator A, Poll input CA0, result in P1.0

MSP430x261x_compA_02.c – Comparator A, Poll input CA0, CA exchange, result in P1.0

MSP430x261x_compA_04.c – Comparator A, Poll input CA0, result in P1.0

MSP430x261x_compA_05.c – Comparator A, Input to CA0, interrupt triggered

MSP430x261x_dac12_01.c – DAC12_0, Output 1.0V on DAC0

MSP430x261x_dac12_02.c – DAC12_0, Output 2.0V on DAC1

MSP430x261x_dac12_03.c– DAC12_0, Output Voltage Ramp on DAC0

MSP430x261x_dc0_flashcal.c – DCO Calibration Constants Programmer

MSP430x261x_dma_01_CCE.c – (Built with CCE) DMA0, Repeated Burst to-from RAM, Software Trigger

MSP430x261x_dma_02_CCE.c – (Built with CCE) DMA0, Repeated Block to P1OUT, TACCR2 Trigger

MSP430x261x_dma_03_CCE.c – (Built with CCE) DMA0, Repeated Block UCA1UART 9600, TACCR2, ACLK

MSP430x261x_dma_04_CCE.c – (Built with CCE) DMA0, Block Mode UART1 9600, ACLK

MSP430x261x_dma_05_CCE.c – (Built with CCE) DMA0, Repeated Blk to DAC0, Sine Output, TACCR1, DCO

MSP430x261x_dma_06_CCE.c – (Built with CCE) DMA2, Rpt’d Blk to DAC1, 8-Bit Sine, TBCCR2, DCO

MSP430x261x_dma_07_CCE.c – (Built with CCE) DMA0/1, Rpt’d Blk to DAC12_0/1, Sin/Cos, TACCR1, XT2

MSP430x261x_dma_09_CCE.c – (Built with CCE) DMA0, ADC12 A10 Block Xfer to RAM, TBCCR1, DCO

MSP430x261x_dma_10_CCE.c – (Built with CCE) DMA0, ADC12 A10 Block Xfer to Flash, TBCCR1, DCO

MSP430x261x_dma_11_CCE.c – (Built with CCE) DMA0/1, ADC12 A10 Block Xfer to MPY/RAM, TBCCR1, DCO

MSP430x261x_dma_12_CCE.c – (Built with CCE) DMA0/1, Block Mode UART1 9600 Auto RX/TX String, ACLK

MSP430x261x_dma_01_IAR.c – (Built with IAR) DMA0, Repeated Burst to-from RAM, Software Trigger

MSP430x261x_dma_02_IAR.c – (Built with IAR) DMA0, Repeated Block to P1OUT, TACCR2 Trigger

MSP430x261x_dma_03_IAR.c – (Built with IAR) DMA0, Repeated Block UCA1UART 9600, TACCR2, ACLK

MSP430x261x_dma_04_IAR.c – (Built with IAR) DMA0, Block Mode UART1 9600, ACLK

MSP430x261x_dma_05_IAR.c – (Built with IAR) DMA0, Repeated Blk to DAC0, Sine Output, TACCR1, DCO

MSP430x261x_dma_06_IAR.c – (Built with IAR) DMA2, Rpt’d Blk to DAC1, 8-Bit Sine, TBCCR2, DCO

MSP430x261x_dma_07_IAR.c – (Built with IAR) DMA0/1, Rpt’d Blk to DAC12_0/1, Sin/Cos, TACCR1, XT2

MSP430x261x_dma_09_IAR.c – (Built with IAR) DMA0, ADC12 A10 Block Xfer to RAM, TBCCR1, DCO

MSP430x261x_dma_10_IAR.c – (Built with IAR) DMA0, ADC12 A10 Block Xfer to Flash, TBCCR1, DCO

MSP430x261x_dma_11_IAR.c – (Built with IAR) DMA0/1, ADC12 A10 Block Xfer to MPY/RAM, TBCCR1, DCO

MSP430x261x_dma_12_IAR.c – (Built with IAR) DMA0/1, Block Mode UART1 9600 Auto RX/TX String, ACLK

MSP430x261x_flashwrite_01.c – Flash In-System Programming, Copy SegC to SegD

MSP430x261x_flashwrite_03.c – Flash In-System Programming w/ EEI, Copy SegC to SegD

MSP430x261x_flashwrite_04.c – Flash In-System Programming w/ EEI, Copy SegD to B&C

MSP430x261x_fll_01.c – Basic Clock, Implement Auto RSEL SW FLL

MSP430x261x_fll_02.c – Basic Clock, Implement Cont. SW FLL with Auto RSEL

MSP430x261x_hfxt2.c – Basic Clock, MCLK Configured to Operate from XT2 HF XTAL

MSP430x261x_hfxt2_nmi.c – Basic Clock, MCLK Sourced from HF XTAL XT2, NMI

MSP430x261x_lpm3.c – Basic Clock, LPM3 Using WDT ISR, 32kHz ACLK

MSP430x261x_lpm3_vlo.c – Basic Clock, LPM3 Using WDT ISR, VLO ACLK

MSP430x261x_MPY_01.c – 16×16 Unsigned Multiply

MSP430x261x_MPY_02.c – 8×8 Unsigned Multiply

MSP430x261x_MPY_03.c – 16×16 Signed Multiply

MSP430x261x_MPY_04.c – 8×8 Signed Multiply

MSP430x261x_MPY_05.c – 16×16 Unsigned Multiply Accumulate

MSP430x261x_MPY_06.c – 8×8 Unsigned Multiply Accumulate

MSP430x261x_MPY_07.c – 16×16 Signed Multiply Accumulate

MSP430x261x_MPY_08.c – 8×8 Signed Multiply Accumulate

MSP430x261x_nmi.c – Configure RST/NMI as NMI

MSP430x261x_OF_XT2.c – XT2 Oscillator Fault Detection

MSP430x261x_P1_01.c – Software Poll P1.3, Set P1.0 if P1.3 = 1

MSP430x261x_P1_02.c – Software Port Interrupt Service on P1.3 from LPM4

MSP430x261x_P1_05.c – Write a byte to Port 1

MSP430x261x_P7_05.c – Write a byte to Port 7

MSP430x261x_P8_08.c – Write a byte to Port 8

MSP430x261x_PA_05.c – Write a word to Port A

MSP430x261x_rosc.c – DCOCLK Biased with External Resistor Rosc

MSP430x261x_svs_01.c – SVS, POR @ 2.5V Vcc

MSP430x261x_ta_01.c – Timer_A, Toggle P1.0, CCR0 Cont. Mode ISR, DCO SMCLK

MSP430x261x_ta_02.c – Timer_A, Toggle P1.0, CCR0 Up Mode ISR, DCO SMCLK

MSP430x261x_ta_03.c – Timer_A, Toggle P1.0, Overflow ISR, DCO SMCLK

MSP430x261x_ta_04.c – Timer_A, Toggle P1.0, Overflow ISR, 32kHz ACLK

MSP430x261x_ta_05.c – Timer_A, Toggle P1.0, CCR0 Up Mode ISR, 32kHz ACLK

MSP430x261x_ta_08.c – Timer_A, Toggle P1.0,P1.2 & P2.0 Cont. Mode ISR, 32kHz ACLK

MSP430x261x_ta_11.c – Timer_A, Toggle P1.1/TA0, Up Mode, 32kHz ACLK

MSP430x261x_ta_13.c – Timer_A, Toggle P1.1/TA0, Up/Down Mode, DCO SMCLK

MSP430x261x_ta_14.c – Timer_A, Toggle P1.1/TA0, Up/Down Mode, 32kHz ACLK

MSP430x261x_ta_16.c – Timer_A, PWM TA1-2 Up Mode, DCO SMCLK

MSP430x261x_ta_17.c – Timer_A, PWM TA1-2, Up Mode, 32kHz ACLK

MSP430x261x_ta_19.c – Timer_A, PWM TA1-2, Up/Down Mode, DCO SMCLK

MSP430x261x_ta_20.c – Timer_A, PWM TA1-2, Up/Down Mode, 32kHz ACLK

MSP430x261x_tb_01.c – Timer_B, Toggle P1.0, CCR0 Cont. Mode ISR, DCO SMCLK

MSP430x261x_tb_02.c – Timer_B, Toggle P1.0, CCR0 Up Mode ISR, DCO SMCLK

MSP430x261x_tb_03.c – Timer_B, Toggle P1.0, Overflow ISR, DCO SMCLK

MSP430x261x_tb_04.c – Timer_B, Toggle P1.0, Overflow ISR, 32kHz ACLK

MSP430x261x_tb_05.c – Timer_B, Toggle P1.0, CCR0 Up Mode ISR, 32kHz ACLK

MSP430x261x_tb_07.c – Timer_B, PWM TB1-6, Up Mode, 32kHz ACLK

MSP430x261x_uscia0_irda_01.c – USCI_A0 IrDA External Loopback Test, 8MHz SMCLK

MSP430x261x_uscia0_spi_09.c – USCI_A0, SPI 3-Wire Master Incremented Data

MSP430x261x_uscia0_spi_10.c – USCI_A0, SPI 3-Wire Slave Data Echo

MSP430x261x_uscia0_uart_01.c – UUSCI_A0, 115200 UART Echo ISR, DCO SMCLK

MSP430x261x_uscia0_uart_03.c – USCI_A0, Ultra-Low Pwr UART 9600 Echo ISR, 32kHz ACLK

MSP430x261x_uscia0_uart_04.c – UUSCI_A0, 9600 UART, SMCLK, LPM0, Echo with over-sampling

MSP430x261x_uscia1_uart_02.c – USCI_A1, Ultra-Low Pwr UART 2400 Echo ISR, 32kHz ACLK

MSP430x261x_uscib0_i2c_04.c – USCI_B0 I2C Master RX single bytes from MSP430 Slave

MSP430x261x_uscib0_i2c_05.c – USCI_B0 I2C Slave TX single bytes to MSP430 Master

MSP430x261x_uscib0_i2c_06.c – USCI_B0 I2C Master TX single bytes to MSP430 Slave

MSP430x261x_uscib0_i2c_07.c – USCI_B0 I2C Slave RX single bytes from MSP430 Master

MSP430x261x_uscib0_i2c_08.c – USCI_B0 I2C Master TX multiple bytes to MSP430 Slave

MSP430x261x_uscib0_i2c_09.c – USCI_B0 I2C Slave RX multiple bytes from MSP430 Master

MSP430x261x_uscib0_i2c_10.c – USCI_B0 I2C Master RX multiple bytes from MSP430 Slave

MSP430x261x_uscib0_i2c_11.c – USCI_B0 I2C Slave TX multiple bytes to MSP430 Master

MSP430x261x_uscib0_spi_09.c – USCI_B0, SPI 3-Wire Master Incremented Data

MSP430x261x_uscib0_spi_10.c – USCI_B0, SPI 3-Wire Slave Data Echo

MSP430x261x_vlo_capture.c – Basic Clock, VLO-Driven Timer with VLO Compensation

MSP430x261x_wdt_01.c – WDT, Toggle P1.0, Interval Overflow ISR, DCO SMCLK

MSP430x261x_wdt_02.c – WDT, Toggle P1.0, Interval Overflow ISR, 32kHz ACLK

MSP430x261x_wdt_04.c – WDT+ Failsafe Clock, WDT mode, DCO SMCLK

MSP430x261x_wdt_05.c – Reset on Invalid Address fetch, Toggle P1.0

MSP430x261x_wdt_06.c – WDT+ Failsafe Clock, 32kHz ACLK

MSP430x261x_adc12_11.c – ADC12, Single Channel Extended Sample, TA1 Trigger

MSP430x261x_uscib0_i2c_16.c – USCI_B0 to USCI_B1 I2C RX and TX single bytes

Published: 2010/10/17 Tags: , ,



1 Comment “MSP430 examples

  1. Electronics CircuitsElectronics Circuits

    Digital PLL controlled FM Radio Circuit TEA5767 Receiver PIC16F628

    Yes, let’s recent project, a “Digital and PLL controlled FM Radio Receiver System” will give. Some of them may sound like a simple project. But a very open system development project. Currently on the market that has all the features of most modern radio despite the limited resources, why did the simplistic with this project. This is a fully digital PLL controlled FM radio project.

    Digital PLL controlled FM Radio Proteus isis circuit

    REPLY

Leave a Reply

Your email address will not be published. Required fields are marked *

 

Comment moderation is enabled. Your comment may take some time to appear.